Exercises in System Level Programming (SLP) – Summer Term 2024

Exercise 6

Maximilian Ott
Lehrstuhl für Informatik 4
Friedrich-Alexander-Universität Erlangen-Nürnberg

Interrupts
Procedure of an interrupt (see 18-7):
0. Hardware sets required flag
1. If interrupts are enabled and the interrupt is not masked, the interrupt controller interrupts the current execution
2. Further interrupts are disabled
3. Current program position is saved
4. Address of the handler is read from the interrupt vector table and is then jumped to
5. The interrupt handler is executed
6. At the end of the interrupt handler, the instruction “return from interrupt” returns to the interrupted program and the re-enables of the interrupts

Implementation of Interrupt Handlers

- For every interrupt, one bit for storing its state is available
- May lead to lost interrupts: An interrupt occurs during...
  - the execution of an interrupt handler (interrupts too fast)
  - disabled interrupts section (for synchronization of critical sections)
- This problem cannot be prevented in general
  - Risk minimization: Interrupt handler shall be as short as possible
    - Avoid any kind of loops and function calls
    - Do not use any blocking function (ADC/serial interface!)
Interrupts on the AVR

- Timer
- Serial interface
- ADC (analog digital converter)
- External interrupts by level changes at certain I/O pins
  - Choice of level- or edge-triggered
  - Depend on the interrupt source
    - ATmega328PB: 2 sources at the pins PD2 (INT0) and PD3 (INT1)
    - BUTTON0 at PD2
    - BUTTON1 at PD3
- More details in the ATmega328PB data sheet

(Re-)Enabling Interrupts

- Interrupts can be enabled and disabled by special machine instructions
- The library avr-libc provides useful macros:
  ```c
  #include <avr/interrupt.h>
  
  sei() (set interrupt flag): enables interrupts (delayed by one instruction)
  cli() (clear interrupt flag): disables all interrupts (immediately)
  ```
- Upon entering an interrupt handler, all interrupts are blocked automatically and unblocked again as soon as the handler is exited
- sei() should never be called from inside an interrupt handler
  - Potentially infinitely nested interrupt handlers
  - Possibility of a stack overflow
- At the start of the µC, interrupts are disabled by default
Configuring Interrupts

- Interrupt sense control (ISC) bits of the ATmega328PB are located at the external interrupt control register A (EICRA)
- Position of the ISC-bits inside the register defined by macros

<table>
<thead>
<tr>
<th></th>
<th>ISC01</th>
<th>ISC00</th>
<th>Interrupt on</th>
<th></th>
<th>ISC11</th>
<th>ISC10</th>
</tr>
</thead>
<tbody>
<tr>
<td>low level</td>
<td>0</td>
<td>0</td>
<td></td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>either edge</td>
<td>0</td>
<td>1</td>
<td></td>
<td>0</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>falling edge</td>
<td>1</td>
<td>0</td>
<td></td>
<td>1</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>rising edge</td>
<td>1</td>
<td>1</td>
<td></td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
</tbody>
</table>

- Example: Configuring INT1 of the ATmega328PB for a falling edge

```
EICRA &= ~(1 << ISC10); // deleting ISC10
EICRA |= (1 << ISC11); // setting ISC11
```

(Un-)Masking Interrupts

- Single interrupts can be enabled (= unmasked) individually
  - ATmega328PB: External interrupt mask register (EIMSK)
- The bit positions inside of the register are defined by macros INTn
- A set bit enables the corresponding interrupt
- Example: Enabling the external interrupt INT1

```
EIMSK |= (1 << INT1); // Unmask the external interrupt INT1
```
Interrupt Handler

- Registering an interrupt handler is implemented by the C library
- Macro ISR (interrupt service routine) used for defining a handler function (#include <avr/interrupt.h>)
- Parameter: Desired vector
  - Available vectors: Refer to avr-libc documentation for avr/interrupt.h
  - Example: INT1_vect for external interrupt INT1
- Example: Implement handler for INT1

```c
#include <avr/interrupt.h>
static volatile uint16_t counter = 0;
ISR(INT1_vect) {
    counter++;
}
```

Synchronization
Keyword volatile

- When an interrupt occurs, event = 1 is set
- Active waiting loop waits until event != 0
- Compiler detects that event is not changed within the loop
  ⇒ the value of event is only loaded once from memory into a processor register
  ⇒ endless loop

```c
static uint8_t event = 0;
ISR(INT0_vect) {
  event = 1;
}
void main(void) {
  while(1) {
    while(event == 0) { /* wait for event */ }
    // handle event [...] 
  }
}
```

Keyword volatile

- When an interrupt occurs, event = 1 is set
- Active waiting loop waits until event != 0
- Compiler detects that event is not changed within the loop
  ⇒ the value of event is only loaded once from memory into a processor register
  ⇒ endless loop
- volatile enforces that the variable is loaded from memory before every access

```c
static volatile uint8_t event = 0;
ISR(INT0_vect) {
  event = 1;
}
void main(void) {
  while(1) {
    while(event == 0) { /* wait for event */ }
    // handle event [...] 
  }
}
```
Usage of volatile

- Missing volatile can lead to unexpected program execution
- Unnecessary use of volatile prevent certain compiler optimizations
- Correct use of volatile is task of the programmer!

 פרשת Use volatile as rarely as possible but as often as required

Lost Update

- Counting button presses that have to be processed
  - Incremented in the interrupt handler
  - Decremented in the main program to start the processing

```c
static volatile uint8_t counter = 0;
ISR(INT0_vect) {
    counter++;
}
void main(void) {
    while(1) {
        if(counter > 0) {
            counter--;
            // handle pressed button
            // [...]
        }
    }
}
```
Lost Update

Main program

01 ; C instruction: counter--;
02 lds r24, counter
03 dec r24
04 sts counter, r24

Interrupt handler

05 ; C instruction: counter++
06 lds r25, counter
07 inc r25
08 sts counter, r25

Line | counter | r24 | r25
--- | --- | --- | ---
— | 5 | | }

Lost Update

Main program

01 ; C instruction: counter--;
02 lds r24, counter
03 dec r24
04 sts counter, r24

Interrupt handler

05 ; C instruction: counter++
06 lds r25, counter
07 inc r25
08 sts counter, r25

Line | counter | r24 | r25
--- | --- | --- | ---
— | 5 | | }

12
Main program

01 ; C instruction: counter--;
02 lds r24, counter
03 dec r24
04 sts counter, r24

Interrupt handler

05 ; C instruction: counter++
06 lds r25, counter
07 inc r25
08 sts counter, r25

<table>
<thead>
<tr>
<th>Line</th>
<th>counter</th>
<th>r24</th>
<th>r25</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>5</td>
<td>5</td>
<td>-</td>
</tr>
<tr>
<td>3</td>
<td>5</td>
<td>4</td>
<td>-</td>
</tr>
<tr>
<td>6</td>
<td>5</td>
<td>4</td>
<td>5</td>
</tr>
</tbody>
</table>
Main program

01 ; C instruction: counter--;
02 lds r24, counter
03 dec r24
04 sts counter, r24

Interrupt handler

05 ; C instruction: counter++
06 lds r25, counter
07 inc r25
08 sts counter, r25

<table>
<thead>
<tr>
<th>Line</th>
<th>counter</th>
<th>r24</th>
<th>r25</th>
</tr>
</thead>
<tbody>
<tr>
<td>—</td>
<td>5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>5</td>
<td>5</td>
<td>—</td>
</tr>
<tr>
<td>3</td>
<td>5</td>
<td>4</td>
<td>—</td>
</tr>
<tr>
<td>6</td>
<td>5</td>
<td>4</td>
<td>5</td>
</tr>
<tr>
<td>7</td>
<td>5</td>
<td>4</td>
<td>6</td>
</tr>
<tr>
<td>8</td>
<td>6</td>
<td>4</td>
<td>6</td>
</tr>
</tbody>
</table>
**Main program**

01 ; C instruction: counter--;
02 lds r24, counter
03 dec r24
04 **sts counter, r24**

**Interrupt handler**

05 ; C instruction: counter++
06 lds r25, counter
07 inc r25
08 **sts counter, r25**

---

**16-Bit Access (Read Write)**

- Concurrent use of 16 bit values (read write)
  - Incrementing in the interrupt handler
  - Reading in the main program

```c
01 static volatile uint16_t counter = 0;
02 ISR(INT0_vect) {
03  counter++;
04 }
05
06 void main(void) {
07  if(counter > 300) {
08    sb_led_on(YELLOW0);
09  } else {
10    sb_led_off(YELLOW0);
11  }
12 // [...]
13 }
```
16-Bit Access (Read Write)

Main program

01 ; C instruction: if(counter>300)
02 lds r22, counter
03 lds r23, counter+1
04 cpi r22, 0x2D
05 sbci r23, 0x01

Interrupt handler

07 ; C instruction: counter++;
08 lds r24, counter
09 lds r25, counter+1
10 adiw r24,1
11 sts counter+1, r25
12 sts counter, r24

<table>
<thead>
<tr>
<th>Line</th>
<th>counter</th>
<th>r22 &amp; r23</th>
<th>r24 &amp; r25</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0x00ff</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x0ff</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x0ff</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x0ff</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

In lines 4+5, the comparison uses 0x01ff (= 511) instead of 0x0100 (= 256). The comparison yields true and the LED is switched on.
16-Bit Access (Read Write)

Main program

01 ; C instruction: if(counter>300)
02 lds r22, counter
03 lds r23, counter+1
04 cpi r22, 0x2D
05 sbci r23, 0x01

Interrupt handler

07 ; C instruction: counter++;
08 lds r24, counter
09 lds r25, counter+1
10 adiw r24, 1
11 sts counter+1, r25
12 sts counter, r24

<table>
<thead>
<tr>
<th>Line</th>
<th>counter</th>
<th>r22 &amp; r23</th>
<th>r24 &amp; r25</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0x00ff</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>0x00ff</td>
<td>0x??ff</td>
<td></td>
</tr>
<tr>
<td>8+9</td>
<td>0x00ff</td>
<td>0x??ff</td>
<td>0x00ff</td>
</tr>
</tbody>
</table>

In lines 4+5, the comparison uses 0x01ff (= 511) instead of 0x0100 (= 256). The comparison yields true and the LED is switched on.
Main program

01 ; C instruction: if(counter>300)
02 lds r22, counter
03 lds r23, counter+1
04 cpi r22, 0x2D
05 sbci r23, 0x01

Interrupt handler

07 ; C instruction: counter++;
08 lds r24, counter
09 lds r25, counter+1
10 adiw r24, 1
11 sts counter+1, r25
12 sts counter, r24

<table>
<thead>
<tr>
<th>Line</th>
<th>counter</th>
<th>r22 &amp; r23</th>
<th>r24 &amp; r25</th>
</tr>
</thead>
<tbody>
<tr>
<td>—</td>
<td>0x00ff</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>2</td>
<td>0x00ff</td>
<td>0x??ff</td>
<td>—</td>
</tr>
<tr>
<td>8+9</td>
<td>0x00ff</td>
<td>0x??ff</td>
<td>0x00ff</td>
</tr>
<tr>
<td>10</td>
<td>0x00ff</td>
<td>0x??ff</td>
<td>0x0100</td>
</tr>
<tr>
<td>11+12</td>
<td>0x0100</td>
<td>0x??ff</td>
<td>0x0100</td>
</tr>
</tbody>
</table>

In lines 4+5, the comparison uses 0x01ff (= 511) instead of 0x0100 (= 256). The comparison yields true and the LED is switched on.
Main program

01 ; C instruction: if(counter>300)
02 lds r22, counter
03 lds r23, counter+1
04 cpi r22, 0x2D
05 sbci r23, 0x01

Interrupt handler

07 ; C instruction: counter++;
08 lds r24, counter
09 lds r25, counter+1
10 adiw r24, 1
11 sts counter+1, r25
12 sts counter, r24

<table>
<thead>
<tr>
<th>Line</th>
<th>counter</th>
<th>r22 &amp; r23</th>
<th>r24 &amp; r25</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>0x00ff</td>
<td>0x??ff</td>
<td>—</td>
</tr>
<tr>
<td>8+9</td>
<td>0x00ff</td>
<td>0x??ff</td>
<td>0x00ff</td>
</tr>
<tr>
<td>10</td>
<td>0x00ff</td>
<td>0x??ff</td>
<td>0x0100</td>
</tr>
<tr>
<td>11+12</td>
<td>0x0100</td>
<td>0x??ff</td>
<td>0x0100</td>
</tr>
<tr>
<td>3</td>
<td>0x0100</td>
<td>0x01ff</td>
<td>—</td>
</tr>
</tbody>
</table>

⇒ In lines 4+5, the comparison uses 0x01ff (= 511) instead of 0x0100 (= 256). The comparison yields true and the LED is switched on.

Blocking the Handling of Interrupt on the AVR

Many more concurrency problems are possible

- Non-atomic modification of shared data
- Analysis of the problem by the application programmer
- Choice of suitable synchronization primitives

Solution here: Mutual exclusion by disabling interrupts

- Blocking all interrupts: cli() and sei()
- Disabling single interrupts (EIMSK-register)

Problem: Interrupts can be lost during a blocked section

⇒ Critical sections have to be as short as possible
How can a lost update be prevented?

```c
static volatile uint8_t counter = 0;
ISR(INT0_vect) {
    counter++;
}

ISR(INT1_vect) {
    counter++;
}

void main(void) {
    while(1) {
        if(counter > 0) {
            counter--;
            // handle pressed button
            // [...]
        }
    }
}
```

How can a lost update be prevented?

```c
static volatile uint8_t counter = 0;
ISR(INT0_vect) {
    counter++;
}

ISR(INT1_vect) {
    counter++;
}

void main(void) {
    while(1) {
        if(counter > 0) {
            cli();
            counter--;
            sei();
            // handle pressed button
            // [...]
        }
    }
}
```
How can a read-write anomaly be prevented?

```c
static volatile uint16_t counter = 0;
ISR(INT0_vect) {
    counter++;
}

void main(void) {
    cli();
    uint16_t local_counter = counter;
    sei();
    if(local_counter > 300) {
        sb_led_on(YELLOW0);
    } else {
        sb_led_off(YELLOW0);
    }
    // [...]
}
```
How can a read-write anomaly be prevented?

```c
static volatile uint16_t counter = 0;
ISR(INT0_vect) {
    counter++;
}
void main(void) {
    cli();
    if(counter > 300) {
        sei();
        sb_led_on(YELLOW0);
    } else {
        sei();
        sb_led_off(YELLOW0);
    }
    // [...]  
}
```
Power-Saving Modes of AVR Processors

- AVR-based devices are often powered by batteries (e.g. remotes)
- Saving energy can drastically extend the life span
- AVR processors support multiple power-saving modes
  - Deactivating functional units
  - Different “depths” of sleep
  - Only active functional units can wake up the CPU
- Default mode: Idle
  - CPU clock is stopped
  - No more memory accesses
  - Hardware (timer, external interrupts, ADC, etc.) are still active
- Documentation in ATmega328PB data sheet
Usage of the Sleep Modes

- Support from the avr-libc: \(\texttt{\#include <avr/sleep.h>}\)
  - \texttt{sleep_enable()} - enables the sleep mode
  - \texttt{sleep_cpu()} - enters the sleep mode
  - \texttt{sleep_disable()} - disables the sleep mode
  - \texttt{set_sleep_mode(uint8_t \ mode)} - configures the used mode

Documentation of \texttt{avr/sleep.h} in avr-libc documentation

```c
#include <avr/sleep.h>

set_sleep_mode(SLEEP_MODE_IDLE); // use idle mode
sleep_enable(); // activate sleep mode
sleep_cpu(); // enter sleep mode
sleep_disable(); // recommended: deactivate sleep mode
```

Lost Wakeup

- Sleeping beauty (german: \textit{Dornröschenschlaf})
  - \textbf{Problem:} There is exactly one interrupt

Main program

```c
sleep_enable();
event = 0;
while(!event) {
    sleep_cpu();
}
sleep_disable();
```

Interrupt handler

```c
ISR(TIMER1_COMPA_vect) {
    event = 1;
}
```
Problem: There is exactly one interrupt

Solution: Disable interrupts during the critical area

Main program

```c
01 sleep_enable();
02 event = 0;
03 cli();
04 while(!event) {
05 sei();
06 sleep_cpu();
07 cli();
08 }
09 sei();
10
12 sleep_disable();
```

Interrupt handler

```c
01 ISR(TIMER1_COMPA_vect) {
02 event = 1;
03 }
```
Sleeping beauty (german: Dornröschenschlaf)

⇒ Problem: There is exactly one interrupt
⇒ Solution: Disable interrupts during the critical area

Main program

```
01 sleep_enable();
02 event = 0;
03 cli();
04 while(!event) {
05 sei(); ↯ Interrupt ↯
06 sleep_cpu();
07 cli();
08 }
09 sei();
10 sleep_disable();
```

What if the interrupt occurs between lines 6 and 7?

⇒ Solution: `sei()` is executed atomically with next line

Interrupt handler

```
01 ISR(TIMER1_COMPA_vect) {
02 event = 1;
03 }
```
Assignment: Dexterity Game

- Game cursor moves over the LED strip and inverts (toggles) the state of the LED
- LED state is retained if the button is pressed
- Goal: Switch on all LEDs
After each level, a winning sequence is displayed via the LEDs

```c
void main(void) {
    // Initialisation
    // [...]
    
    while(1) {
        // starting level
        // [...]
        
        // show win sequence
        // [...]
        
        // update level
        // [...]
    }
}
```

Detect a Button Press

**Goals:**
- Edge detection in hardware
- Handle events using interrupts
- No use of the libspicboard

**Details:**
- BUTTON0 is wired to PD2
- Configure PD2 as input (with activated pull-up resistor)
- PD2 is input of INT0
- Which level/edge has to be configured for the interrupt?
- How does a minimal interrupt handler for this assignment look like?
- Speed of the game determines its difficulty
  ⇒ Passive waiting with the timer module of the libspicboard
- Difficulty increases with each level $l$
- Speed converges to a maximum
  ⇒ Series of waiting times: $f_i = \frac{a}{i} + b$ ($a$ and $b$ are constants)

### Hands-on: Simple Interrupt Counter

- Counting activations of BUTTON0 (PD2)
- Detect activation with the help of interrupts
- Output the current counter value using the 7-segment display
- Enter a CPU sleeping state whenever the value is even
- “Standby” LED switched on during the sleep mode (BLUE0)
- Hints:
  - Detection of the activation without the libspicboard
  - PD2/BUTTON0 is the input of INT0
  - Interrupt on a falling edge:
    - EICRA(ISC00) = 0
    - EICRA(ISC01) = 1
  - 7-segment display needs regular interrupts to display values