System-Level Programming

20 Interrupts – Concurrency

J. Kleinöder, D. Lohmann, V. Sieh, P. Wägemann

Lehrstuhl für Informatik 4 Systemsoftware

Friedrich-Alexander-Universität Erlangen-Nürnberg

Summer Term 2024

http://sys.cs.fau.de/lehre/ss24



Definition: Concurrency

Two executions A and B of a program are considered to be concurrent (A|B), if for every single instruction a of A and b of B it is not determined, whether a or b is executed first (a, b or b, a).

- Concurrency is induced by
 - Interrupts
 - → IRQs can interrupt a program at an "arbitrary point"
 - Real-parallel sequences (by the hardware)
 - → other CPU / peripheral devices access the memory at "anytime"
 - Quasi-parallel sequences (e.g., threads in an operating system)
 - → OS can preempt tasks "anytime"
- **Problem:** Concurrent access to a **shared** state



- a light gate at the entrance of a parking lot should count cars
- every 60 seconds, the value is transferred to security agency

```
static volatile uint16_t cars;
void main(void) {
 while (1) {
    waitsec(60);
    send(cars);
    cars = 0;
```

```
photo sensor is connected
// to TNT2
ISR(INT2_vect) {
  cars++;
```

Where does the problem occur?





- a light gate at the entrance of a parking lot should count cars
- every 60 seconds, the value is transferred to security agency

```
static volatile uint16_t cars;
void main(void) {
 while (1) {
    waitsec(60):
    send(cars);
    cars = 0:
```

```
photo sensor is connected
// to TNT2
ISR(INT2_vect) {
  cars++;
```

- Where does the problem occur?
 - both main() as well as ISR read and write cars
 - → potential *lost-update* anomaly



- Scenario
 - a light gate at the entrance of a parking lot should count cars
 - every 60 seconds, the value is transferred to security agency

```
static volatile uint16_t cars;
                                       photo sensor is connected
                                    // to TNT2
void main(void) {
 while (1) {
                                    ISR(INT2_vect) {
                                      cars++;
    waitsec(60);
    send(cars);
    cars = 0;
```

- Where does the problem occur?
 - both main() as well as ISR read and write cars
 - → potential *lost-update* anomaly
 - size of the variable cars is larger than one register
 - → potential read-write anomaly





- lost-update: both main() as well as ISR read and write cars
- read-write: size of the variable cars is larger than one register
- This often gets obvious only when looking at the assembly level

```
main:
    ...
    lds r24,cars
    lds r25,cars+1
    rcall send
    sts cars+1,__zero_reg__
    sts cars,__zero_reg__
    ...
```

```
INT2_vect:
... ; save regs
lds r24,cars ; load cars.lo
lds r25,cars+1 ; load cars.hi
adiw r24,1 ; add (16 bit)
sts cars+1,r25 ; store cars.hi
sts cars,r24 ; store cars.lo
... ; restore regs
```



Concurrency Problems: Lost-Update Anomaly

```
main:
...

lds r24,cars

lds r25,cars+1

rcall send

sts cars+1,__zero_reg__
sts cars,__zero_reg__
```

```
INT2_vect:
... ; save regs
lds r24,cars
lds r25,cars+1
adiw r24,1
sts cars+1,r25
sts cars,r24
... ; restore regs
```



```
lds r25, cars+1
rcall send
sts cars+1,__zero_reg__
sts cars,__zero_reg__
...

Let cars=5 and let the I
```

lds r24.cars

main:

```
INT2_vect:
... ; save regs
lds r24,cars
lds r25,cars+1
adiw r24,1
sts cars+1,r25
sts cars,r24
... ; restore regs
```

Let cars=5 and let the IRQ (⅓) occur at this point

```
20-IRQ-Nebenlaeufigkeit_en
```

```
main:
...

lds r24,cars
lds r25,cars+1
rcall send
sts cars+1,__zero_reg__
sts cars,__zero_reg__
```

```
INT2_vect:
... ; save regs
lds r24,cars
lds r25,cars+1
adiw r24,1
sts cars+1,r25
sts cars,r24
... ; restore regs
```

- Let cars=5 and let the IRQ (﴿) occur at this point
 - main already read the value of cars (5) from the register (register → local variable)

```
main:
...

lds r24,cars

lds r25,cars+1

rcall send

sts cars+1,__zero_reg__
sts cars,__zero_reg__
```

```
INT2_vect:
... ; save regs
lds r24,cars
lds r25,cars+1
adiw r24,1
sts cars+1,r25
sts cars,r24
... ; restore regs
```

- Let cars=5 and let the IRQ (⅓) occur at this point
 - main already read the value of cars (5) from the register (register → local variable)
 - INT2_vect gets executed
 - registers are saved
 - cars gets incremented → cars=6
 - registers are restored



```
20-IRQ-Nebenlaeufigkeit_en
```

```
main:
...
lds r24,cars
lds r25,cars+1
rcall send
sts cars+1,__zero_reg__
sts cars,__zero_reg__
```

```
INT2_vect:
... ; save regs
lds r24,cars
lds r25,cars+1
adiw r24,1
sts cars+1,r25
sts cars,r24
... ; restore regs
```

- Let cars=5 and let the IRQ (⅓) occur at this point
 - main already read the value of cars (5) from the register (register → local variable)
 - INT2_vect gets executed
 - registers are saved
 - cars gets incremented → cars=6
 - registers are restored
 - main passes the old value of cars (5) to send



```
20-IRQ-Nebenlaeufigkeit_en
```

```
main:

lds r24,cars

lds r25,cars+1

rcall send
sts cars+1,__zero_reg__

...
```

```
INT2_vect:
... ; save regs
lds r24,cars
lds r25,cars+1
adiw r24,1
sts cars+1,r25
sts cars,r24
... ; restore regs
```

- Let cars=5 and let the IRQ (⅓) occur at this point
 - main already read the value of cars (5) from the register (register → local variable)
 - INT2_vect gets executed
 - registers are saved
 - cars gets incremented → cars=6
 - registers are restored
 - main passes the old value of cars (5) to send
 - main sets cars to zero ~ 1 car is "lost"



```
main:
  lds r24, cars
  lds r25, cars+1
  rcall send
  sts cars+1,__zero_reg__
  sts cars,__zero_reg__
```

```
INT2 vect:
                    save regs
 lds r24, cars
 lds r25, cars+1
 adiw r24,1
 sts cars+1,r25
 sts cars, r24
                   ; restore regs
```



```
main:
   lds r24, cars
   lds r25, cars+1
   rcall send
  sts cars+1,__zero_reg_sts cars,__zero_reg__
```

```
INT2 vect:
                   ; save regs
 lds r24, cars
 lds r25, cars+1
 adiw r24,1
 sts cars+1,r25
  sts cars, r24
                   : restore reas
```

Let cars=255 and let the IRQ (4) occur at this point

```
INT2_vect:
... ; save regs
lds r24,cars
lds r25,cars+1
adiw r24,1
sts cars+1,r25
sts cars,r24
... ; restore regs
```

- Let cars=255 and let the IRQ (﴿) occur at this point
 - main has already transmitted cars=255 with send

```
main:
...
lds r24,cars
lds r25,cars+1
rcall send
sts cars+1,__zero_reg___ 
...

t d
```

```
INT2_vect:
... ; save regs
lds r24,cars
lds r25,cars+1
adiw r24,1
sts cars+1,r25
sts cars,r24
... ; restore regs
```

- Let cars=255 and let the IRQ $(\frac{1}{2})$ occur at this point
 - main has already transmitted cars=255 with send
 - main has already set the high byte of cars to zero ~ cars=255, cars.lo=255, cars.hi=0



```
20-IRQ-Nebenlaeufigkeit_en
```

- Let cars=255 and let the IRQ (⅓) occur at this point
 - main has already transmitted cars=255 with send

 - INT2_vect gets executed
 - ~ cars is read and incremented, overflow in the high byte
 - ~ cars=256, cars.lo=0, cars.hi=1

```
main:
  lds r24.cars
  lds r25.cars+1
   rcall send
  sts cars+1,__zero_reg_
sts cars,__zero_reg__
```

```
INT2 vect:
                   ; save regs
 lds r24.cars
 lds r25, cars+1
 adiw r24,1
 sts cars+1,r25
  sts cars, r24
                   ; restore regs
```

- Let cars=255 and let the IRQ (1) occur at this point
 - main has already transmitted cars=255 with send
 - main has already set the high byte of cars to zero \sim cars=255, cars.lo=255, cars.hi=0
 - INT2_vect gets executed
 - → cars is read and incremented, overflow in the high byte
 - \rightarrow cars=256, cars.lo=0, cars.hi=1
 - main sets the low byte of cars to zero
 - \rightarrow cars=256, cars.lo=0, cars.hi=1
 - → During the next send, main will transmit too many cars (255 cars)



```
void main(void) {
 while(1) {
    waitsec(60);
    send(cars);
    cars = 0;
```

Where exactly is the **critical region**?

```
void main(void) {
  while(1) {
    waitsec(60);

    send(cars);
    cars = 0;

}
```

- Where exactly is the **critical region**?
 - Reading of cars and setting it to zero have to be executed atomically

Interrupt Locks: Avoid Data-Flow Anomalies

```
void main(void) {
  while(1) {
    waitsec(60);
    cli();
    send(cars);
                         critical region
    cars = 0;
    sei();
```

- Where exactly is the **critical region**?
 - Reading of cars and setting it to zero have to be executed atomically
 - This can be forced by using **interrupt locks**
 - ISR interrupts main, never the other way round
 - → asymmetric synchronization (also unilateral synchronization)



```
20-IRQ-Nebenlaeufigkeit_en
```

```
void main(void) {
  while(1) {
    waitsec(60);
    cli();
    send(cars);
    cars = 0;
    sei();
  }
}
```

- Where exactly is the critical region?
 - Reading of cars and setting it to zero have to be executed atomically
 - This can be forced by using interrupt locks
 - ISR interrupts main, never the other way round
 → asymmetric synchronization (also unilateral synchronization)
 - Attention: regions with blocked interrupts should be as short as possible
 - How long does the function send take?
 - Can send be excluded from the critical region?



- a light gate at the entrance of a parking lot should count cars
- every 60 seconds, the value is transferred to security agency

```
void waitsec(uint8_t sec) {
                    // setup timer
 sleep_enable();
 event = 0:
 while (! event) { // wait for event
   sleep_cpu(); // until next irg
 sleep_disable();
```

```
static volatile int8 t event:
  TIMER1 ISR
    triggers when
    waitsec() expires
ISR(TIMER1_COMPA_vect) {
  event = 1:
```

Where exactly does the problem occur?



- a light gate at the entrance of a parking lot should count cars
- every 60 seconds, the value is transferred to security agency

- Where exactly does the problem occur?
 - Test, whether sth. is to be done, followed by sleeping until there is sth. to do



- a light gate at the entrance of a parking lot should count cars
- every 60 seconds, the value is transferred to security agency

- Where exactly does the problem occur?
 - Test, whether sth. is to be done, followed by sleeping until there is sth. to do



- a light gate at the entrance of a parking lot should count cars
- every 60 seconds, the value is transferred to security agency

■ Where exactly does the problem occur?

■ Test, whether sth. is to be done, followed by sleeping until there is sth. to do
→ Potential lost-wakeup anomaly



```
static volatile int8_t event;
// TIMER1 ISR
// triggers when
// waitsec() expires

ISR(TIMER1_COMPA_vect) {
  event = 1;
}
```

Suppose, at **this point** a timer-IRQ (إ) occurs

Concurrency Problems: Lost-Wakeup-Anomaly

- Suppose, at **this point** a timer-IRQ $(\frac{1}{2})$ occurs
 - waitsec already determined that event is not set



```
20-IRQ-Nebenlaeufigkeit_en
```

```
static volatile int8_t event;
// TIMER1 ISR
// triggers when
// waitsec() expires

ISR(TIMER1_COMPA_vect) {
   event = 1;
}
```


- Suppose, at **this point** a timer-IRQ $(\frac{1}{2})$ occurs
 - waitsec already determined that event is not set
 - ISR gets executed ~> event is set to 1

```
20-IRQ-Nebenlaeufigkeit_en
```

```
static volatile int8_t event;
// TIMER1 ISR
// triggers when
// waitsec() expires

ISR(TIMER1_COMPA_vect) {
  event = 1;
}
```

- Suppose, at **this point** a timer-IRQ $(\frac{1}{2})$ occurs
 - waitsec already determined that event is not set
 - ISR gets executed ~ event is set to 1
 - Even though event is set to 1, the sleep state is entered If no further IRQ occurs sleeping forever







```
6
10
11
12
```

13

```
void waitsec(uint8_t sec) {
                    // setup timer
  sleep_enable();
  event = 0;
  while (! event) {
    sleep_cpu();
  sleep_disable();
```

```
static volatile int8_t event;
  TTMFR1 TSR
     triggers when
    waitsec() expires
ISR(TIMER1_COMPA_vect) {
  event = 1:
```

Where exactly can the **critical region** be located?



```
20-IRQ-Nebenlaeufigkeit_en
```

```
static volatile int8_t event;
// TIMER1 ISR
// triggers when
// waitsec() expires

ISR(TIMER1_COMPA_vect) {
   event = 1;
}
```

- Where exactly can the critical region be located?
 - Evaluation of the condition and entry of the sleeping state (Can this be solved by interrupt blocking?)

```
20-IRQ-Nebenlaeufigkeit_en
```

```
void waitsec(uint8_t sec) {
                          // setup timer
      sleep_enable();
      event = 0:
      cli();
5
       while (! event) {
6
        sei();
                             critical region
        sleep_cpu();
        cli():
9
10
      sei();
11
      sleep_disable();
12
13
```

```
static volatile int8_t event;
// TIMER1 ISR
// triggers when
// waitsec() expires

ISR(TIMER1_COMPA_vect) {
   event = 1;
}
```

- Where exactly can the **critical region** be located?
 - Evaluation of the condition and entry of the sleeping state (Can *this* be solved by interrupt blocking?)
 - Problem: The IRQs have to be unblocked prior to sleep_cpu()!

```
20-IRQ-Nebenlaeufigkeit_en
```

```
void waitsec(uint8_t sec) {
                          // setup timer
      sleep_enable();
      event = 0:
      cli();
5
       while (! event) {
6
        sei();
                             critical region
        sleep_cpu();
        cli():
9
10
      sei();
11
      sleep_disable();
12
13
```

```
static volatile int8_t event;
// TIMER1 ISR
// triggers when
// waitsec() expires

ISR(TIMER1_COMPA_vect) {
   event = 1;
}
```

- Where exactly can the critical region be located?
 - Evaluation of the condition and entry of the sleeping state (Can this be solved by interrupt blocking?)
 - Problem: The IRQs have to be unblocked prior to sleep_cpu()!
 - Works thanks to specific **hardware support**:
 - → sequence sei, sleep is executed as an atomic instruction



(C) klsw

- Handling of interrupts is asynchronous to the program flow
 - unexpected ~> current state has to be saved in the interrupt handler
 - source of concurrency ~ synchronisation required
- Measures for synchronization
 - shared variables shall (always) be declared as volatile
 - blocking arrival of interrupts: cli, sei (when working with non-atomic accesses that translate to more than one machine instruction)
 - Locking for longer times leads to the loss of IRQs!
- Concurrency induced by interrupts is enormous source for errors
 - *lost-update* and *lost-wakeup* problems
 - indeterministic → cannot efficiently be tested for
- Important for controlability: modularization



• Interrupt handler and functions accessing a shared state (static variables!) should be encapsulated in their own module.

